summaryrefslogtreecommitdiff
path: root/xpp/init_card_3_26
diff options
context:
space:
mode:
authortzafrir <tzafrir@5390a7c7-147a-4af0-8ec9-7488f05a26cb>2007-07-12 22:49:13 +0000
committertzafrir <tzafrir@5390a7c7-147a-4af0-8ec9-7488f05a26cb>2007-07-12 22:49:13 +0000
commit5e3f82cf4b7a4788fc9e0a78782ad05988c4502c (patch)
treedb449f3f67ff0991e55df5aca04ff1c6b9419981 /xpp/init_card_3_26
parenteeb46da049ee996c180b0bbc716bcabdf1931e7e (diff)
xpp driver r4371:
* Update to zaptel-1.2.18 and zaptel-1.4.3 (r4308 onward) * Fix a critical race with zaptel synchronization (r4362) * Added a /proc/xpp/cmds for statistics about command timing (r4360) * Fix a digit mapping bug with hardware dtmf detection (r4357) * In xpp/utils/Makefile add perl syntax checks to our scripts (r4337) * Better USB data error checking (r4336) * udev rules (xpp.rules) avoid false calls from wrong nodes (r4331) * Improve hardware detection and reporting in lszaptel, zaptel_hardware. zapconf is basically functional. * Leds are blinked synchronously on all Astribanks now (r4262) * Fix a BRI bug if OPTIMIZE_CHANMUTE was compiled into zaptel (r4258) (This feature was not yet accepted into official zaptel) * Removed compile warning about HZ != 1000 (r4218) * Firmware updates. * fpga_load now supports USB pathes without zeros (r4211) * XPD numbers have changed to '<Unit><Subunit>' (r4196) * Proper support for ZT_VMWI ioctl, if used in zaptel (r4092) * Fix FXO power denial detection (r4054) * FXO could accidentally go off-hook with some compilers (r4048) git-svn-id: http://svn.digium.com/svn/zaptel/branches/1.2@2732 5390a7c7-147a-4af0-8ec9-7488f05a26cb
Diffstat (limited to 'xpp/init_card_3_26')
-rwxr-xr-xxpp/init_card_3_266
1 files changed, 6 insertions, 0 deletions
diff --git a/xpp/init_card_3_26 b/xpp/init_card_3_26
index 3f07578..bf4793b 100755
--- a/xpp/init_card_3_26
+++ b/xpp/init_card_3_26
@@ -161,6 +161,12 @@ echo "
31 WI 26 00 01
31 WI 27 10 00
+#------ Metering tone
+31 WI 17 61 15 # Amplitue Ramp-up
+31 WI 18 61 15 # Max Amplitude
+31 WI 19 FB 30 # Frequency
+31 WD 2C 00 # Timer dL
+31 WD 2D 03 # Timer dH
# ------------------------------------- Initialization of direct registers --------------------------------------------